In this paper we present a unified frontend for retargetable compilers that performs analysis of the target processor model. Our approach bridges the gap between structural and behavioral processor models for retargetable compilation. This is achieved by means of instruction set extraction. The extraction technique is based on a BDD data structure which significantly improves control signal analysis in the target processor compared to previous approaches.'
Introduction
Commercially available compilers for DSP processors still do not provide sufficient code quality in case of hard real-time constraints. This is mainly due to the fact that modern DSP instruction sets offer a high degree of potential parallelism, but on the other hand incorporate weird restrictions e.g. in register usage. These features cannot be handled by traditional compiler technology. Therefore, machine code generation for DSPs is nowadays mostly done on the assembly level. Because of the obvious drawbacks of assembly-level software development, retargetable compilation has gained a lot of interest both in academia and industry. Retargetable compilers read both a HLL algorithm and a description of the target processor and map the algorithm into a machine program for the given target processor.
Several implementations of retargetable compilers are described in the literature. In this paper we focus on the processor description style which is accepted by those compilers. Two different approaches have been taken: Behavioral models: The target processor is described by its instruction set from a programmer's point of view, using a specialized language. All instruction set details must be provided by the user. Examples are the CBC compiler [l] that accepts nML descriptions, and the CodeSyn compiler [Z] . Structural models: The target processor is described by an RT-level netlist in a HDL. The complete datapath and controller structure are part of the processor model. Examples are the compilers MSSV [3] and MSSQ [4] .
The decision which kind of modelling style is the best depends on the target processor. When the target is a standard DSP, the instruction set is fixed, and a behavioral model should be used. In case the target processor is an ASIP with a non-fixed instruction set, a structural model is more adequate. Other applications ' This work has been partially supported by ESPRIT BRA project 9138 (CHIPS) 1066-1409/95 $4.00 0 1995 IEEE might even require a mixed model comprising only a few hardware modules with complex behavior, e.g. a processor could be described as a netlist consisting of one controller module and one datapath module.
Previous retargetable compilers accept only one certain style. In order to overcome this restriction we propose a unified frontend for retargetable compilers which accepts processor models in either style (behavioral, mixed, or structural) and which extracts the instruction set from the processor model. The extracted instruction set is independent from the description style and forms the basis for the actual code generation phase of compilation. In case of pure behavioral models the extractor essentially transforms the given instruction set into an internal format. In case of mixed or pure structural models the instruction set is derived from the structure. The extraction tool is part of a retargetable compiler system for DSPs and ASIPs, which is currently under development.
Since extraction in case of pure behavioral models is trivial we assume throughout this paper that the target processor is given by a structural or mixed model.
Compared to the approach presented in [5] , several deficiencies have been eliminated: The new extractor accepts processor descriptions in the powerful MIMOLA 4.1 HDL [6] , and condition analysis is based on a uniform BDD data structure.
The rest of the paper is organized as follows: Section 2 briefly describes the construction of a graph model from the processor HDL model, which forms the basis for the extraction process. Extraction of microoperations proceeds in two phases explained in sections 3 and 4. The paper end with first experimental results and conclusions.
Graph representation of the target processor
The MIMOLA model of the target processor consists of a set of modules and their interconnectaons. Modules may either be structural (i.e. consist of interconnected submodules) or behavioral (i.e. hide their internal structure). We assume that the "outermost" module describing the complete target processor is a structural one. Its submodules in turn may be either structural or behavioral. The textual MIMOLA model of the target processor is transformed into a flat graph representation as depicted in fig. 1 The CONBEGIN/CONEND block of a behavioral module contains a set of concurrent statements describing assignments either to module output ports or to internal variables. IF-and CASE-constructs can be used to model (arbitrarily nested) conditional statements.
The local behavior of a module Mi can be represented by a set of concurrent assignments Ai. An assignment aij E Ai is a triple aij = ( d i j , eij, cij) where dij is the destination (a storage cell or an output port), eij is an ezpression (a signal which is assigned to d i j ) , and cij is a condition (which must be fulfilled to execute the assignment). The condition cij can be considered as a Boolean function. In case of an unconditional assignment (02 <-ii + i2 in the example), cij is the constant 1 function.
Whereas it is easy to represent destinations and expressions, it is crucial for a retargetable compiler working on netlist descriptions to include a careful analysis of assignment conditions. Analysis of assignment conditions have also been discussed in [4, 51. However, these methods imply restrictions concerning either the possible sources of conditions or compatibility checking between those. The representation of conditions proposed in this paper is based on BDDs. This choice has been made for the following reasons: 1) BDDs provide a uniform data structure that supports many important operations during instruction set extraction. We use the well-known BDD package [lo] .
2) During code generation experiments with MSSQ it turned out that conveniently modelling complex processors often requires a bit-level condition representation, e.g. concatenated control inputs for modules should be possible. Single-bit conditions are easily represented by BDD variables. 
De.
CASE-conditions
Multiple module control signals can be bundled for sake of convenience, and the behavior can be expressed using CASE-statements. A MIMOLA CASE-statement has the format: 
Expansion of expressions
Expression expansion combines expressions to more complex ones by analysis of the processor interconnect structure. For instance, a multiply-accumulate chain would be detected in this phase. An expression e is either , where e l , e2 are expressions, or 3) a simple expression which denotes a module input port, a register, a hardwired constant, or an bit index subrange of these. The basic step in expression expansion is to replace module input ports in expressions by those expressions which can be switched to these ports via possible data routes within the structure. Since in general a number of possible routes exist, expression expansion introduces new conditions, which select one of these possibilities. The possible expressions which can be switched to a certain module port together with the corresponding conditions are determined by the graph model and the assignment sets found during the first extraction phase. We explain expression expansion using a simple example ( fig. 2) .
Consider an expression N O T ( p )
, where p denotes an input port of a certain module M . Using the graph model, one can find p's predecessor port q in another module M ' , which is connected to p . Let A , be the set of assignments ( q , e i , ci) in M' with destination q.
Then, p can be replaced by each expression e i , presuming that condition ci holds. Therefore, expanding an expression in general delivers a of possible expressions together with the corresponding conditions. In the example, expansion of N O T ( p ) delivers the expression/condition set The expressions ei are expanded recursively. Recursion stops at registers, memories, external inputs, and hardwired constants.
The extractor also handles tristate busses, which require a special treatment. When a tristate bus is reached during expansion, the extractor tries to set all unused bus drivers to a "Z" mode, which imposes additional conditions. Expansion fails if a bus driver cannot be set to "Z" mode by any condition.
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Expansion of conditions
The conditions of assignments extracted in phase 1 depend on Boolean variables of type M, D, and P. Pvariables represent module input port bits. The purpose of condition expansion is to replace the P-variables by Boolean functions so that expanded conditions only depend on variables of the types M, D, and I. This replacement is equivalent to the composition of Boolean functions. Replacement of P-variables is done by recursively traversing the graph model of the target processor and updating conditions on-the-fly. Recursion stops if the instruction memory, a register, a dynamic condition, or a hardwired constant is reached. We explain the basic idea using the simple example in fig. 3 . Since all relevant signals in the example are one bit wide, we omit the second variable index denoting the bit index for sake of simplicity. Destination register accu can be loaded with some expression e. The assignment condition is that the enable input bit en is set to 1. Thus, the Boolean function F representing the condition is initially F = Pen en is traced back to the output of multiplexer MUX, which passes its input signal il if se1 is 0, or i2 if se1 is 1. The bit signal se1 is found to be equal to bit 0 of the instruction memory, so that
Tracing back il and i2 yields the dynamic condition R1 > R 2 and bit no. 0 of register f l a g , respectively. Thus, F is expanded to
which only depends on M-, D-, and I-variables. F reveals two versions for the assignment accu := e: 1) R1 is greater than R2 and instruction bit no. 0 is 0 2) Register f l a g contains the value 1 and instruction bit no. 0 is 1.
These versions are the basis for the instruction selection and scheduling phase of code generation. Versions correspond to implicants of the Boolean function F . Normally, an arbitrary complete set of implicants is is directly derived from the BDD representation of F . Optionally, the user can enforce computation of prime implicants. This feature guarantees versions without unnecessary restrictions which might obstruct code compaction.
Expansion of assignments
Using the above procedures, all possible microoperations for the given processor can be extracted. Expansion of assignments may yield constant FALSE conditions ci A c', i.e. the corresponding microoperation is invalid due to some encoding restrictions and can be excluded from the instruction set. Thus, encoding restrictions are automatically derived from the structure. The result of assignment expansion is the set of valid microoperations for the specified processor. EC = { ( e j , c i ) ) i E (1,. ..,IC}}. Table 1 shows experimental results obtained so far with the new instruction set extractor. The CPU seconds (on a SPARC-20), including setup times, are listed together with the number of extracted microoperations. In order to outline the complexity of the circuits, the number of HDL text lines and RT-level modules are given. The target processors include an industrial ASIP (bassboost), a processor (mano) described in [12] , and an offthe-shelf DSP processor [7] . In the latter case a mixed structural/behavioral processor model has been used. The experiments indicate that our new approach to instruction set extraction is fast enough to be integrated within a retargetable compiler system. Compared to [5] the runtime could even be significantly reduced.
Experimental results
Conclusions
The main contributions of this paper are twofold. Firstly, a unified frontend for retargetable compilers was presented that accepts target processor models in either style (behavioral, structural, mixed) and extracts the instruction set from the processor model. The resulting microoperation set abstracts from the processor model and provides a suitable basis for the later phases of retargetable compilation. Secondly, we discussed the applicability of BDDs in condition analysis for retargetable compilation. By using a BDD-based representation several subproblems could be strongly simplified compared to previous approaches, e.g. checking for compatibility and mutual exclusion, detecting encoding restrictions and reducing the effects of syntactic variances in processor descriptions.
